

# PROGRAM AT A GLANCE

## Sunday, October 29, 2023

Time	Gallery III
07:30	Registration Open
08:00	CADathlon Breakfast
08:30	
08:30	CADathlon
08:30	
08:30	AM Break
08:30	
08:30	CADathlon
08:30	
08:30	CADathlon
08:30	
08:30	CADathlon
08:30	
08:30	PM Break
08:30	
08:30	CADathlon
08:30	
08:30	
08:30	
08:30	

# PROGRAM AT A GLANCE

\*See Appendix A & B for Full Session Titles\*

## Monday, October 30, 2023

Time	Sculptor	Artisan	Atelier I	Atelier II	Gallery III
07:00	<b>Speakers Breakfast (Gallery III)</b>				
07:30					
08:00	<b>Opening &amp; Keynote: Bill Dally (Gallery II)</b>				
08:30					
09:00					
09:30	<b>Coffee Break (Gallery III)</b>				
10:00	<b>Reconf-LP 3</b> Session Chairs: Vojtech Razek Weikang Qian	<b>SS 1</b> Session Chairs: Yibo Lin Cheng Zhuo <b>#42, #52, #57, ##*</b>	<b>Analog 1</b> Session Chairs: Zheng Zhang, Liang Chen <b>#413, #886, #455, #393</b>	<b>Timing 2</b> Session Chair: Biying Xu <b>#371, #612, #642, #853</b>	
10:30					
11:00					
11:30	<b>Lunch (Gallery III)</b>				
12:00					
12:30	<b>Security-Alg 2</b> Session Chair: Siddharth Garg <b>#717, #363, #942, #924</b>	<b>SS 2</b> Session Chair: Haoyu Yang <b>#31, #35, #51, #55</b>	<b>NewComp 1</b> Session Chair: Saptadeep Pal <b>#298, #349, #1037, #131</b>	<b>AI-Sys 5</b> Session Chair: Marina Zapater, Jiaqi Gu <b>#26, #615, #590, #62</b>	<b>SRC Poster Session (Gallery III)</b>
13:00					
13:30					
14:00	<b>Security Arch 1</b> Session Chairs: Ramya Jayaram Masti Anupam Chattopadhyay <b>#231, #16, #638, #226</b>	<b>SS 3</b> Session Chairs: Xiaofan Zhang, Peipei Zhou *See Appendix B for session titles*	<b>Nano 1</b> Session Chair: Mehdi B. Tahoori <b>#573, #130, #421, #928</b>	<b>AI-Tools 2</b> Session Chairs: Ashutosh Dhar, Chen Zhang <b>#214, #229, #367, #411</b>	
14:30					
15:00					
15:30	<b>Coffee Break (Gallery III)</b>				
16:00	<b>PD 1</b> Session Chair: Haocheng Li <b>#114, #137, #510, #601</b>	<b>SS 4</b> Session Chairs: Bo Yuan, Jiang Hu <b>#40, #41, ##*, ##*</b>	<b>Bio 1</b> Session Chair: Mohammed Ibrahim <b>#621, #339, #745, #402</b>	<b>SysDesign 1</b> Session Chair: Hao Zheng <b>#5, #927, #560, #365</b>	
16:30					
17:00					
17:30	<b>PD 2</b> Session Chair: Tsung-Yi Ho <b>#267, #280, #219, #843</b>	<b>CPS 2</b> Session Chair: Caiwen Ding <b>#61, #40, #39, #721</b>	<b>LLM-Aided Design Panel</b>	<b>SysDesign 2</b> Session Chair: Bei Yu <b>#680, #87, #266, #281</b>	
18:00					
18:30					
19:00	<b>Industry Sponsored Session</b>	<b>Student Research Competition</b>			
19:30					
20:00					
20:30	<b>TPC Reception (Gallery III)</b>				
21:00					
21:30					

# PROGRAM AT A GLANCE

## Tuesday, October 31, 2023

Time	Sculptor	Artisan	Atelier I	Atelier II
07:00	<b>Speakers Breakfast (Gallery III)</b>			
07:30				
08:00	<b>HLS 1</b> Session Chair: Cunxi Yu <b>#204, #292, #331, #437, #482</b>	<b>SS 5</b> Session Chair: Xiaoxuan Yang <b>#30, #34, #36, #44, ##*</b>	<b>Security-Alg 1</b> Session Chairs: Satwik Patnaik Amin Rezaei <b>#974, #286, #727, #713, #319</b>	<b>AI-Tools 1</b> Session Chair: Debjit Sinha <b>#63, #186, #353, #428, #498</b>
08:30				
09:00				
09:30				
10:00	<b>Coffee Break (Gallery III)</b>			
10:30	<b>Test 1</b> Session Chair: Vidya Chhabria <b>#10, #161, #743, #528, #475</b>	<b>Tutorial:</b> Session Chairs: Xin-Chuan, Kevin Rasch, Shavindra Premaratne <b>#33: Introduction to Hybrid                      Quantum-Classical                      Programming Using C++                      Quantum Extension</b>	<b>Reconf-LP 1</b> Session Chairs: Georgios Zervakis, Aoyang Zhang <b>#1020, #235, #734, #752, #420</b>	<b>AI-Sys 1</b> Session Chairs: Hyoukjou Kwon, Ziyun Li <b>#511, #258, #96, #422, #256</b>
11:00				
11:30				
12:00				
12:30	<b>Keynote Lunch (Gallery II)</b> *Ticketed Event - Limited Accessed: First Come, First Served			
13:00				
13:30				
14:00	<b>Security-Arch 2</b> Session Chairs: Nimisha Limaye, Jeremy Blackstone <b>#697, #631, #141, #228</b>	<b>NewComp 2</b> Session Chair: Tsung-Wei Huang <b>#132, #224, #225, #352</b>	<b>Security-Arch 3</b> Session Chairs: Patanjali SLPSK <b>#692, #75, #792, #540</b>	<b>Analog 2</b> Session Chair: Sheldon Tan <b>#494, #307, #683, #154</b>
14:30				
15:00				
15:30	<b>Coffee Break (Gallery III)</b>			
16:00	<b>Timing 1</b> Session Chairs: Siddhartha Nath, Masanori Hashimoto <b>#57, #486, #847, #276, #468</b>	<b>SS 7: 2023 CAD Contest at                      ICCAD</b> Session Chairs: Chun-Yao Wang, Andy Yu-Guang Chen <b>#48, #39, #32, #53, #56</b>	<b>ICCAD Contest for Machine                      Learning on Hardware                      (MLHW Contest)</b>	<b>AI-Sys 2</b> Session Chairs: Bingzhe Li, Syed Shakib Sarwar <b>#120, #451, #343, #746, #308</b>
16:30				
17:00				
17:30				
18:00	<b>Job Fair &amp; SIGDA Dinner (Gallery III)</b>			
18:30				
19:00				
19:30				
20:00				
20:30				
21:00				

# PROGRAM AT A GLANCE

## Wednesday, November 1, 2023

	Sculptor	Artisan	Atelier I	Atelier II	Curator
07:00	Speakers Breakfast (Gallery III)				
07:30					
08:00	Opening & Keynote: (Gallery II)				
08:30					
09:00	<b>NewComp 3</b> Session Chair: Hussam Amrouch <b>#178, #446, #449,</b> <b>#487</b>	<b>SS 8</b> Session Chair: Dr. Mark Ren <b>#43, #46, ##*, ##*</b>	<b>PD 3</b> Session Chair: Nima Karimpour Darav <b>#138, #324, #354,</b> <b>#381</b>	<b>SysDesign 3</b> Session Chair: Xueqing Li <b>#1018, #912, #1031</b>	<b>Top Picks in Hardware &amp; Embedded Security</b>
09:30					
10:00					
10:30	Coffee Break (Gallery III)				
11:00	<b>HLS 2</b> Session Chair: Ing-Chao Lin <b>#403, #213, #566,</b> <b>#593, #691</b>	<b>Tutorial:</b> Session Chairs: Chris Lavin, Eddie Hung <b>#37: RapidWright:</b> <b>Unleashing</b> <b>the Full Power of FPGA</b> <b>Technology with</b> <b>Domain-Specific Tooling</b>	<b>AI-Tools 3</b> Session Chairs: Jihye Kwon, Uday Mallappa <b>#614, #744, #985,</b> <b>#967, #537</b>	<b>AI-Sys 3</b> Session Chairs: Zhenge Jia, Umamaheswara Rao Tida <b>#594, #708, #646,</b> <b>#363, #956</b>	<b>Top Picks in Hardware &amp; Embedded Security</b>
11:30					
12:00					
12:30					
13:00	Lunch (Gallery III)				
13:30					
14:00	<b>Test 2</b> Session Chair: Aman Arora <b>#185, #151, #844,</b> <b>#779, #562</b>	<b>SS10</b> Session Chair: Yiyu Shi <b>##*, ##*, ##*,</b> <b>#38, #50</b>	<b>AI-Tools 4</b> Session Chairs: Kishor Kunal <b>#508, #619, #700,</b> <b>#823, #1006</b>	<b>AI-Sys 4</b> Session Chair: Cheng TAN <b>#955, #1002, #993,</b> <b>#695, #685</b>	<b>Top Picks in Hardware &amp; Embedded Security</b>
14:30					
15:00					
15:30					
16:00	Coffee Break (Gallery III)				
16:30	<b>DFM 1</b> Session Chair: Takashi Sato <b>#767, #577, #505,</b> <b>#737, #434</b>	<b>SS 11</b> Session Chairs: Francesco Regazzoni, Apostolos Fournaris <b>#45, #47, #49, #54, ##*</b>	<b>Reconf-LP 2</b> Session Chairs: Eli Bozorgzadeh <b>#197, #329, #493,</b> <b>#834, #979</b>	<b>CPS 1</b> Session Chair: Meng Li <b>#1030, #4, #239,</b> <b>#328, #1032</b>	<b>Top Picks in Hardware &amp; Embedded Security</b>
17:00					
17:30					
18:00					

# PROGRAM AT A GLANCE: Appendix A

Session Title	Papers
<b>SysDesign 1: DESIGNING CHIPLET-BASED SYSTEMS</b>	<p>#5, ARIES: Accelerating Distributed Training in Chiplet-based Systems via Flexible Interconnects</p> <p>#927, Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators</p> <p>#560, ROnet: Scaling GPU System with Silicon Photonic Chiplet</p> <p>#365, Thermally-aware Multi-core Chiplet Stacking</p>
<b>SysDesign 2: SYSTEM-LEVEL DESIGN AND EXPLORATION</b>	<p>#680, Path-based Processing using In-Memory Systolic Arrays for Accelerating Data-Intensive Applications</p> <p>#87, PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions</p> <p>#266, A Transfer Learning Framework for High-accurate Cross-workload Design Space Exploration of CPU</p> <p>#281, A General Wavelength-Routed Optical Networks-on-Chip Model with Applications to Provably Good Customized and Fault-Tolerant Topology Designs</p>
<b>SysDesign 3: DESIGNING MEMORY AND STORAGE SYSTEMS</b>	<p>#1018, Exploring Error Bits for Memory Failure Prediction: An In-Depth Correlative Study</p> <p>#912, SSDe: FPGA-based SSD Express Emulation Framework</p> <p>#1031, HF-Dedupe: Hierarchical Fingerprint Scheme for High Efficiency Data Deduplication on Flash-based Storage Systems</p>
<b>CPS 1: Efficient Machine Learning for Real-World Applications</b>	<p>#1030, TRAIN: A Reinforcement Learning Based Timing-Aware Neural Inference on Intermittent Systems</p> <p>#4, HyperNode: An Efficient Node Classification Framework Using HyperDimensional Computing</p> <p>#239, Brain-inspired Trustworthy Hyperdimensional Computing with Efficient Uncertainty Quantification</p> <p>#328, EDS-SLAM: An Energy-efficient Accelerator for Real-time Dense Stereo SLAM with Learned Feature Matching</p> <p>#1032, MOC: Multi-Objective Mobile CPU-GPU Co-optimization for Power-efficient DNN Inference</p>
<b>CPS 2: Fast and Trustworthy Embedded Systems</b>	<p>#61, Data Recomputation for Multithreaded Applications</p> <p>#40, HAPIC: a Scalable, Lightweight and Reactive Cache for Persistent-Memory-based Index</p> <p>#39, DOMINO: Domain-Invariant Hyperdimensional Classification for Multi-Sensor Time Series Data</p> <p>#721, PARsel: Towards a Verified Root-of-Trust over seL4</p>

# PROGRAM AT A GLANCE: Appendix A

<p><b>AI-Tools 1:</b></p> <p><b>Towards graph-learning assisted electronic design automation (EDA)</b></p>	<p>#63: Robust GNN-based Representation Learning for HLS</p> <p>#186: Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Scheduling</p> <p>#353: Memory-aware Scheduling for Complex Wired Networks with Iterative Graph Optimization</p> <p>#428: GraPhSyM: Graph Physical Synthesis Model</p> <p>#498: GRAFT: Graph-assisted Reinforcement learning for Automated SSD Firmware Testing</p>
<p><b>AI-Tools 2:</b></p> <p><b>Alternative approaches to effective and efficient training of neural networks</b></p>	<p>#214: Towards Effective Training of Robust Spiking Recurrent Neural Networks under General Input Noise via Provable Analysis</p> <p>#229: Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling</p> <p>#367: Falcon: Accelerating Homomorphically Encrypted Convolutions for Efficient Private Mobile Networks Inference</p> <p>#411: Rapid-INR: Storage Efficient CPU-free DNN Training Using Implicit Neural Representation</p>
<p><b>AI-Tools 3:</b></p> <p><b>Anywhere Anytime – Full Stack AI Deployment</b></p>	<p>#614, DeepGate2: Functionality-Aware Circuit Representation Learning</p> <p>#744, DiviML: A Module-based Heuristic for Mapping Neural Networks onto Heterogeneous Platforms</p> <p>#985, PRIMO: A Full-Stack Processing-in-DRAM Emulation Framework for Machine Learning Workloads</p> <p>#967, ARES: A Mapping Framework of DNNs towards Diverse PIMs with General Abstractions</p> <p>#537, Learned Formal Proof Strengthening for Efficient Hardware Verification</p>
<p><b>AI-Tools 4:</b></p> <p><b>Adaptation, Acceleration, Automation – Tripple-A AI Computing</b></p> <p>16:30</p>	<p>#508, Automatic Kernel Generation for Large Language Models on Deep Learning Accelerators</p> <p>#619, SATformer: Transformer-Based UNSAT Core Learning</p> <p>#700, GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models</p> <p>#823, 3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3D DNN Accelerators</p> <p>#1006, Klotski: DNN Model Orchestration Framework for Dataflow Architecture Accelerators</p>
<p><b>AI-Sys 1:</b></p> <p><b>Efficient Accelerator Design</b></p>	<p>#511, An Energy-Efficient 3D Point Cloud Neural Network Accelerator With Efficient Filter Pruning, MLP Fusion, and Dual-Stream Sampling</p> <p>#258, BOOST: Block Minifloat-Based On-Device CNN Training Accelerator with Transfer Learning</p> <p>#96, SpOctA: A 3D Sparse Convolution Accelerator with Octree-Encoding-Based Map Search and Inherent Sparsity-Aware Processing</p> <p>#422, RNA-ViT: Reduced-Dimension Approximate Normalized Attention Vision Transformers for Latency Efficient Private Inference</p> <p>#256, SAGA: Sparsity-Agnostic Graph Convolutional Network Acceleration with Near-optimal Workload Balance</p>

# PROGRAM AT A GLANCE: Appendix A

<p><b>AI-Sys 2:</b> <b>Design Tools and Performance Optimization for DNN Acceleration</b></p>	<p>#120, Improving Realistic Worst-Case Performance of NVCiM DNN Accelerators through Training with Right-Censored Gaussian Noise          #451, Runtime Row/Column Activation Pruning for ReRAM-based Processing-in-Memory DNN Accelerators          #343, An Open Source Mixed-Precision Neural Network Accelerator Design Framework for FPGAs          #746, Accel-GCN: High-Performance GPU Accelerator Design for Graph Convolution Networks          #308, MirrorNet: A TEE-Friendly Framework for Secure On-device DNN Inference</p>
<p><b>AI-Sys 3:</b> <b>Efficient and Fair Machine Learning on the Edge</b></p>	<p>#594, Fluid Batching: Exit-Aware Preemptive Serving of Early-Exit Neural Networks on Edge NPUs          #708, Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts          #646, FET-OPU: A Flexible and Efficient FPGA-based Overlay Processor for Transformer Networks          #636, PP-Transformer: Enable Efficient Deployment of Transformers through Pattern Pruning          #956, Fast and Fair Medical AI on the Edge through Neural Architecture Search for Hybrid Vision Models</p>
<p><b>AI-Sys 4:</b> <b>Software/Hardware Co-design of AI Accelerator</b></p>	<p>#955, SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference          #1002, TSTC: Two-level Sparsity Tensor Core Enabling both Algorithm Flexibility and Hardware Efficiency          #993, A Point Transformer Accelerator with Fine-Grained Pipelines and Distribution-Aware Dynamic FPS          #695, INR-Arch: A Dataflow Architecture and Compiler for Arbitrary-Order Gradient Computations in Implicit Neural Representation Processing          #685, Efficient Sampling and Grouping Acceleration for Point Cloud Deep Learning via Single Coordinate Comparison</p>
<p><b>AI-Sys 5:</b> <b>Machine Learning on Emerging Platforms</b></p>	<p>#26, Reliable Hyperdimensional Reasoning on Unreliable Emerging Technologies          #615, NearUni: Near-Unitary Training for Efficient Optical Neural Networks          #590, Kernel Shape Control for Row-Efficient Convolution on Processing-In-Memory Arrays          #62, FIONA: Photonic-Electronic Co-Simulation Framework and Transferable Prototyping for Photonic Accelerator</p>

# PROGRAM AT A GLANCE: Appendix A



<p><b>Reconf-LP 1</b></p> <p><b>Hot Microarchitectures: Modeling and Design</b></p>	<p>#1020, ACOR: On the Design of Energy-Efficient Autocorrelation for Emerging Edge Applications</p> <p>#235, Fast Full-Chip Parametric Thermal Analysis Based on Enhanced Physics Enforced Neural Networks</p> <p>#734, DiCA: A Hardware-Software Co-Design for Differential Check-Pointing in Intermittently Powered Devices</p> <p>#752, IT-DSE: Invariant Risk Minimized Transfer Microarchitecture Design Space Exploration</p> <p>#420, Real-time Thermal Map Estimation for AMD Multi-Core CPUs using Transformer</p>
<p><b>Reconf-LP 2</b></p> <p><b>Reconfigurable Computing</b></p>	<p>#197, FLEX : Introducing FLEXible Execution on CGRA with Spatio-Temporal Vector Dataflow</p> <p>#329, Meltrix: A RRAM-based Polymorphic Architecture Enhanced by Function Synthesis</p> <p>#493, VecPAC: A Vectorizable and Precision-Aware CGRA</p> <p>#834, AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP</p> <p>#979, IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck</p>
<p><b>Reconf-LP 3</b></p> <p><b>Approximate Computing</b></p>	<p>#730, Bespoke Approximation of Multiplication-Accumulation and Activation Targeting Printed Multilayer Perceptrons</p> <p>#749, DASALS: Differentiable Architecture Search-driven Approximate Logic Synthesis</p> <p>#409, Constant Coefficient Multipliers Using Self-Similarity-Based Hybrid Binary-Unary Computing</p> <p>#603, Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems</p>
<p><b>Security-Alg 1</b></p> <p><b>IP and IC Trust: Reflections and Advancement</b></p>	<p>#974, Reflections on trusting TrustHUB</p> <p>#286, Automated Hardware Trojan Detection at LUT Using Explainable Graph Neural Networks</p> <p>#727, Risk-Aware and Explainable Framework for Ensuring Guaranteed Coverage in Evolving Hardware Trojan Detection</p> <p>#713, PDNSig: Identifying Multi-Tenant Cloud FPGAs with Power Distribution Network-based Signatures</p> <p>#319, An Anti-removal-attack Hardware Watermarking Method based on Polymorphic Gates</p>
<p><b>Security-Alg 2</b></p> <p><b>Efficiency for Security</b></p>	<p>#717, Striving for Both Quality and Speed: Logic Synthesis for Practical Garbled Circuits</p> <p>#363, EMSim+: Accelerating Electromagnetic Security Evaluation with Generative Adversarial Network</p> <p>#942, Hyperdimensional Computing as a Rescue for Efficient Privacy-Preserving Machine Learning-as-a-Service</p> <p>#924, PSOFuzz: Fuzzing Processors with Particle Swarm Optimization</p>



# PROGRAM AT A GLANCE: Appendix A

<b>Security Arch 1</b> <b>Microarchitectural security: to speculate or not?</b>	#231, BeKnight: Guarding against Information Leakage in Speculatively Updated Branch Predictor #16, HidFix: Efficient Mitigation of Cache-based Spectre Attacks through Hidden Rollbacks #638, Exploration and Exploitation of Hidden PMU Events #226, Secure-by-Construction Design Methodology for CPUs: Implementing Secure Speculation on the RTL'
<b>Security Arch 2</b> <b>How do we patch our neural nets (against information leakage)?</b>	#697, Side Channel-assisted Inference Attack on Machine Learning-based ECG Classification #631, THE-V: Verifiable Privacy-Preserving Neural Network via Trusted Homomorphic Execution #141, Deep-learning Model Extraction through Software-based Power Sidechannel
<b>Security Arch 3</b> <b>Microelectronics security: what lies ahead?</b>	#692, Protection Against Physical Attacks Through Self-Destructive Polymorphic Latch #75, SAM: A Scalable Accelerator for Number Theoretic Transform Using Multi-Dimensional Decomposition #792, KyberMat: Efficient Hardware Accelerator for Matrix-Vector Multiplication in CRYSTALS-Kyber Scheme via NTT and Polyphase Decomposition #540, CRYSTALS-Dilithium on RISC-V Processor: Lightweight Secure Boot using Post Quantum Digital Signature
<b>HLS 1</b> <b>Novel ideas in logic synthesis</b>	#204, Fast Exact NPN Classification with Influence-aided Canonical Form #292, LIM-GEN: A Data-guided Framework for Automated Generation of Heterogeneous Logic-in-Memory Architecture #331, EasySO: Exploration-enhanced Reinforcement Learning for Logic Synthesis Sequence Optimization and a Comprehensive RL Environment #437, MiniTNtk: An Exact Synthesis-based Method for Minimizing Transistor Network #482, WolfEx: Word-Level Function Extraction and Simplification from Gate-Level Arithmetic Circuits
<b>HLS 2</b> <b>Technology Mapping revived</b>	#403, MapBuf: Simultaneous Technology Mapping and Buffer Insertion for HLS Performance Optimization #213, EffiSyn: Efficient Logic Synthesis with Dynamic Scoring and Pruning #566, EasyMap: Improving Technology Mapping via Exploration-Enhanced Heuristics and Adaptive Sequencing #593, AlphaSyn: Logic Synthesis Optimization with Efficient Monte Carlo Tree Search #691, Technology Mapping Using Multi-output Library Cells

# PROGRAM AT A GLANCE: Appendix A

<p><b>Test 1:</b> <b>Simulation and Emulation</b></p>	<p>#10, Fast and Scalable Gate-level Simulation in Massively Parallel Systems          #161, SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs          #743, TaintFuzzer: SoC Security Verification using Taint Inference-enabled Fuzzing          #528, Checkpoint Placement for Systematic Fault-Injection Campaigns          #475, Sphinx: A Hybrid Boolean Processor-FPGA Hardware Emulation System</p>
<p><b>Test 2:</b> <b>Advances in Verification</b></p>	<p>#185, Integrating Exact Simulation into Sweeping for Datapath Combinational Equivalence Checking          #151, Verification of Flow-Based Computing Systems using Bounded Model Checking          #844, Efficient Formal Verification and Debugging of Arithmetic Divider Circuits          #779, Automatic Inductive Invariant Generation for Scalable Dataflow Circuit Verification          #562, Accurate Hybrid Delay Models for Dynamic Timing Analysis</p>
<p><b>PD 1:</b> <b>Routability and Congestion Prediction</b></p>	<p>#114: Routability Prediction and Optimization Using Explainable AI          #137: Routability-driven Orientation-aware Analytical Placement for System in Package          #510: Lay-Net: Grafting Netlist Knowledge on Layout-Based Congestion Prediction          #601: ClusterNet: Routing Congestion Prediction and Optimization using Netlist Clustering and Graph Neural Networks</p>
<p><b>PD 2:</b> <b>Advanced Floorplanning and Partitioning</b></p>	<p>#267: Handling Orientation and Aspect Ratio of Modules in Electrostatics-based Large Scale Fixed-Outline Floorplanning          #280: Floorplanning for Embedded Multi-die Interconnect Bridge Packages          #219: iPL-3D: A Novel Bilevel Programming Model for Die-to-Die Placement          #843: An Open-Source Constraints-Driven General Partitioning Multi-Tool for VLSI Physical Design</p>
<p><b>PD 3:</b> <b>The state-of-the-art Placement</b></p>	<p>#138: HyPlace-3D: A Hybrid Placement Approach for 3D ICs Using Space Transformation Technique          #324: Clock Tree Aware Global Placement for Low Power          #354: Stronger Mixed-Size Placement Backbone Considering Second-Order Information          #381: Systolic Array Placement on FPGAs</p>

# PROGRAM AT A GLANCE: Appendix A

<p><b>Timing 1:</b> <b>Analyzing and Optimizing for PPA, Timing and Reliability</b></p>	<p>#57, MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design #486, Local Layout Effect-aware Static Timing Analysis by use of a New Sensitivity-based Library #847, Risk Propagation Aware Vector Profiling for High Coverage Dynamic IR-drop Analysis #276, Design and Technology Co-optimization for Useful Skew Scheduling on Multi-bit Flip-flops #468, READ: Reliability-Enhanced Accelerator Dataflow Optimization using Critical Input Pattern Reduction</p>
<p><b>Timing 2:</b> <b>Routing and Routability Enhancement</b></p>	<p>#371, Towards Timing-Driven Routing: An Efficient Learning Based Geometric Approach #612, NeuroEscape: Ordered Escape Routing via Monte-Carlo Tree Search and Neural Network #642, Delay-Matching Routing for Advanced Packages #853, Power Distribution Network Optimization Using HLA-GCN for Routability Enhancement</p>
<p><b>DFM 1:</b> <b>Revolutionizing Design for Reliability and Manufacturability</b></p>	<p>#767, Frequency-Domain Transient Electromigration Analysis Using Circuit Theory #577, OPT: Optimal Proposal Transfer for Efficient Yield Optimization for Analog and SRAM Circuits #505, Spacing Cost-aware Optimal and Efficient Mixed-Cell-Height Detailed Placement for DFM Considerations #737, An Adversarial Active Sampling-based Data Augmentation Framework for AI-Assisted Lithography Modeling #434, PostPINN-EM: Fast Post-Voiding Electromigration Analysis Using Two-Stage Physics-Informed Neural Networks</p>
<p><b>Analog 1:</b> <b>Advancements in Machine Learning and Modeling Techniques for RF Circuits and Power Grid Networks</b></p>	<p>#413, FuNToM: Functional Modeling of RF Circuits Using a Neural Network Assisted Two-Port Analysis Method #886, One-Dimensional Deep Image Prior for Curve Fitting of S-Parameters from Electromagnetic Solvers #455, Accuracy-Preserving Reduction of Sparsified Reduced Power Grids with A Multilevel Node Aggregation Scheme #393, Multi-Task Evolutionary to PVT Knowledge Transfer for Analog Integrated Circuit Optimization</p>

# PROGRAM AT A GLANCE: Appendix A

<p><b>Analog 2:</b></p> <p><b>Novel frameworks and methodologies for optimizing analog/mixed-signal circuits</b></p>	<p>#494, Multi-Product Optimization for 3D Heterogeneous Integration with D2W Bonding</p> <p>#307, Distributionally Robust Circuit Design Optimization under Variation Shifts</p> <p>#683, Practical Layout-Aware Analog/Mixed-Signal Design Automation with Bayesian Neural Networks</p> <p>#154, Design and Optimization of Low-Dropout Voltage Regulator Using Relational Graph Neural Network and Reinforcement Learning in Open-Source SKY130 Process</p>
<p><b>Bio 1:</b></p> <p><b>Neuromorphic Wonders: Bridging Minds and Machines</b></p>	<p>#621, ARMM: Adaptive Reliability Quantification Model of Microfluidic Designs and Its Graph-Transformer-Based Implementation</p> <p>#339, A Novel and Efficient Block-Based Programming for ReRAM-Based Neuromorphic Computing</p> <p>#745, Multi-Objective Architecture Search and Optimization for Heterogeneous Neuromorphic Architecture</p> <p>#402, Power-Aware Training for Energy-Efficient Printed Neuromorphic Circuits</p>
<p><b>Nano 1</b></p> <p><b>Emerging technologies for computation in memory</b></p>	<p>#573, Lowering Latency of Embedded Memory by Exploiting In-Cell Victim Cache Hierarchy Based on Emerging Multi-Level Memory Devices</p> <p>#130, SEE-MCAM: A Scalable Multi-bit FeFET Content Addressable Memory for Energy Efficient Associative Search</p> <p>#421, Accelerating Polynomial Modular Multiplication with Crossbar-Based Compute-in-Memory</p> <p>#928, LIORAT: NN Layer I/O Range Training for Area/Energy-Efficient Low-Bit A/D Conversion System Design in Error-Tolerant Computation-in-Memory</p>
<p><b>NewComp 1:</b></p> <p><b>Navigating the Future: A Voyage from Beyond CMOS to Beyond von Neumann</b></p>	<p>#298, PBA: Percentile-Based Level Allocation for Multiple-Bits-Per-Cell RRAM</p> <p>#349, TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations</p> <p>#1037, VECOM: Variation-Resilient Encoding and Offset Compensation Schemes for Reliable ReRAM-Based DNN Accelerator</p> <p>#131, Automated Synthesis for In-Memory Computing</p>
<p><b>NewComp 2:</b></p> <p><b>Quantum Circuitry Unleashed: Innovations in Simulation, Synthesis, and Optimization</b></p>	<p>#132, Full State Quantum Circuit Simulation Beyond Memory Limit</p> <p>#224, Optimizing LUT-based Quantum Circuit Synthesis using Relative Phase Boolean Operations</p> <p>#225, Optimal Layout Synthesis for Quantum Circuits as Classical Planning</p> <p>#352, Single-Qubit Gates Matter for Optimising Quantum Circuit Depth in Qubit Mapping</p>
<p><b>NewComp 3:</b></p> <p><b>Frontiers in Quantum Computing: Novel Algorithms and Beyond</b></p>	<p>#178, Effective and Efficient Qubit Mapper</p> <p>#446, Exact Logic Synthesis for Reversible Quantum-Flux-Parametron Logic</p> <p>#449, DLPlace: A Delay-Line Clocking-based Placement Framework for AQFP Circuits</p> <p>#487, QPulseLib: Accelerating the Pulse Generation of Quantum Circuit with Reusable Patterns</p>

# PROGRAM AT A GLANCE: Appendix B

<p style="text-align: center;"><b>SS 1</b></p> <p style="text-align: center;"><b>AI for Sign-Off Showdown: Unveiling the Cost &amp; Effect of Artificial Intelligence</b></p>	<p>#42: Unleashing the Potential of Machine Learning: Harnessing the Dynamics of Supply Noise for Timing Sign-Off</p> <p>#52: Solving Fine-grained Static 3DIC Thermal with ML Thermal Solver Enhanced with Decay Curve Characterization</p> <p>#57: The Inevitability of AI Infusion into Design Closure and Signoff</p> <p>##: Industry Trends for Power and Thermal Signoff in Advanced Nodes and Packaging</p>
<p style="text-align: center;"><b>SS 2</b></p> <p style="text-align: center;"><b>Towards Generative AI for EDA: Datasets, Benchmarks and Infrastructures</b></p>	<p>#31: CircuitOps: An ML Infrastructure Enabling Generative AI for VLSI Circuit Optimization</p> <p>#35: VerilogEval: Evaluating Large Language Models for Verilog Code Generation</p> <p>#51: Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designs</p> <p>#55: Towards the Imagenets of ML4EDA</p>
<p style="text-align: center;"><b>SS 3</b></p> <p style="text-align: center;"><b>Sustainable AI Training at the Large and Tiny Scales</b></p>	<p>##: Hardware-aware Sparsity: Accurate &amp; Efficient Foundation Model Training</p> <p>##: Federated Learning at Scale: Efficiency and Sustainability</p> <p>##: DeepZero: Scaling Up Zeroth-order Optimization For Deep Model Training</p> <p>##: Sustainable Training via Tensor Optimization</p>
<p style="text-align: center;"><b>SS 4</b></p> <p style="text-align: center;"><b>Next-Generation Computing Paradigm for Next-Generation (6G) Wireless</b></p>	<p>#40: Accelerating Next-G Wireless Communications with FPGA-based AI Accelerators</p> <p>#41: MU-MIMO Detection Using Oscillator Ising Machines</p> <p>##: In-Memory Computing for Belief Propagation-based Wireless DSP</p> <p>##: NVidia Roadmap to AI-Infused 6G: Requirement, Architecture &amp; Key Technologies</p>
<p style="text-align: center;"><b>SS 5</b></p> <p style="text-align: center;"><b>Frontiers in Edge AI: Technology, Algorithms, and Emerging Trends</b></p>	<p>#30: Towards the Efficiency, Heterogeneity, and Robustness of Edge AI</p> <p>#34: Ultra-Efficient Edge AI using FeFET-based Monolithic 3D Integration</p> <p>#36: Algorithm/Hardware Codesign for Few-Shot Learning at the Edge</p> <p>#44: Hyperdimensional Computing for Resilient Edge Learning</p> <p>##: Interpretable and Robust Reasoning on Edge</p>
<p style="text-align: center;"><b>Tutorial 1</b></p>	<p>#33: Introduction to Hybrid Quantum-Classical Programming Using C++ Quantum Extension</p>

# PROGRAM AT A GLANCE: Appendix B

<p><b>SS 7</b></p> <p><b>CAD Contest at ICCAD</b></p>	<p>#48: Overview of 2023 CAD Contest at ICCAD</p> <p>#39: CAD Contest Problem A: Multi-bit Large-scale Boolean Matching</p> <p>#32: CAD Contest Problem B: 3D Placement with Macros</p> <p>#53: CAD Contest Problem C: Static IR Drop Estimation Using Machine Learning</p> <p>#56: IEEE CEDA DATC: Emerging Foundations in IC Physical Design and ML-CAD Research</p>
<p><b>SS 8</b></p> <p><b>Accelerating EDA Algorithms with Heterogeneous Parallelism</b></p>	<p>#43: Programming Dynamic Task Parallelism for Heterogeneous EDA Algorithms</p> <p>#46: Accelerating Routability and Timing Optimization with Open-Source AI4EDA Dataset CircuitNet and Heterogeneous Platforms</p> <p>##: Macro Placement with GPU-accelerated Placer and Automated Parameter Tuning</p> <p>##: Heterogenous Acceleration for Design Rule Checking</p>
<p><b>Tutorial 2</b></p>	<p>#37: RapidWright: Unleashing the Full Power of FPGA Technology with Domain-Specific Tooling</p>
<p><b>SS 10</b></p> <p><b>In-Sensor AI Computing Towards Next-Generation Autonomous Edge Intelligence</b></p>	<p>##: Neural Sensors: AI driven In-Pixel Compute for Compressed Readout Bandwidth</p> <p>##: On-Silicon In-Sensor Computing</p> <p>##: The Path and Challenges to Bionic Vision as the Next "Moore's Law" Won't Be Defined by Transistor Density</p> <p>#38: Learned In-Sensor Visual Computing: From Compression to Eventification</p> <p>#50: In-Sensor Radio Frequency Computing for Energy-Efficient Intelligent Radar</p>
<p><b>SS 11</b></p> <p><b>From Arithmetic Components to Side Channel Attacks: a Deep Dive in Post Quantum Hardware</b></p>	<p>#45: Instruction Set Extensions for Post-Quantum Cryptography</p> <p>#47: Machine Learning based Blind Side-Channel Attacks on PQC-based KEMs - A Case Study of Kyber KEM</p> <p>#49: A Scalable Hardware/Software Co-design Approach for Efficient Polynomial Multiplication</p> <p>#54: Dilithium Hardware-Accelerated Application using OpenCL-based High-Level Synthesis</p> <p>##: A Scalable Hardware/Software Co-design Approach for Efficient Polynomial Multiplication</p>

# PROGRAM AT A GLANCE

## Thursday, November 2, 2023

Time	Sculptor	Artisan	Salon I	Salon II	Atelier I & II
07:30	Breakfast (3rd Floor Foyer)				
08:00	Fast ML for Science	System Level Interconnect Path Finding	VLSI Education Community	Zero Trust Hardware Architectures	SUSHI
08:30					
09:00					
09:30					
10:00	Coffee Break (3rd Floor Foyer)				
10:30	Fast ML for Science	System Level Interconnect Path Finding	VLSI Education Community	Zero Trust Hardware Architectures	SUSHI
11:00					
11:30					
12:00	Lunch (3rd Floor Foyer)				
12:30					
13:00	Fast ML for Science	System Level Interconnect Path Finding		Zero Trust Hardware Architectures	SUSHI
13:30					
14:00					
14:30					
15:00					
15:30	Coffee Break (3rd Floor Foyer)				
16:00	Fast ML for Science	System Level Interconnect Path Finding		Zero Trust Hardware Architectures	SUSHI
16:30					
17:00					